| 1. |
|
|
| 2. |
|
|
| 3. |
- Feng, Chaochao, et al.
(författare)
-
Evaluation of Deflection Routing on Various NoC Topologies
- 2011
-
Ingår i: Proceedings of the IEEE International Conference on ASIC (ASICON).
-
Konferensbidrag (refereegranskat)abstract
- In this paper, we propose two novel deflection routing algorithms for de Bruijn and Spidergon NoCs and evaluate the performance of the deflection routing on 5 NoC topologies with different synthetic traffic patterns. We also synthesize the routers in various NoC topologies with TSMC 65nm technology. The evaluation results illustrate that the performance of deflection routing is susceptible to the network topology and traffic pattern. The results can also guide the NoC architect to choose the suitable NoC topology for the specific application.
|
|
| 4. |
- Feng, Chaochao, et al.
(författare)
-
FoN : Fault-on-Neighbor aware Routing Algorithm for Networks-on-Chip
- 2010
-
Ingår i: Proceedings - IEEE International SOC Conference, SOCC 2010. - 9781424466832 ; , s. 441-446
-
Konferensbidrag (refereegranskat)abstract
- Reliability has become a key issue of Networks-on-Chip (NoC) as the CMOS technology scales down to the nanoscale domain. This paper proposes a Fault-on-Neighbor (FoN) aware deflection routing algorithm for NoC which makes routing decision based on the link status of neighbor switches within 2 hops to avoid fault links and switches. Simulation results demonstrate that in the presence of faults, the saturated throughput of the FoN switch is 13% higher on average than a cost-based deflection switch for 88 mesh. The average hop counts can be up to 1.7 less than the cost-based switch. The FoN switch is also synthesized using 65nm TSMC technology and it can work at 500MHz with small area overhead.
|
|
